



Kohji HASHIMOTO, et al Electronic Control Unit March 1, 2004 Richard C. Tumer (202) 293-7060 Q79445 1 of 15









Kohji HASHIMOTO, et al Electronic Control Unit March 1, 2004 Richard C. Turner (202) 293-7060 Q79445 4 of 15





Kohji HASHIMOTO, et al Electronic Control Unit March 1, 2004 Richard C. Turner (202) 293-7060 Q79445 5 of 15



Kohji HASHIMOTO, et al Electronic Control Unit March 1, 2004 Richard C. Turner (202) 293-7060 Q79445 6 of 15







>

Kohji HASHIMOTO, et al Electronic Control Unit March 1, 2004 Richard C. Turner (202) 293-7060 Q79445 9 of 15






FIG. 9

Kohji HASHIMOTO, et al Electronic Control Unit March 1, 2004 Richard C. Tumer (202) 293-7060 Q79445 10 of 15





Kohji HASHIMOTO, et al Electronic Control Unit March 1, 2004 Richard C. Turner (202) 293-7060 Q79445 12 of 15

	REGULAR REPORT PERMISSION	NORMAL-SIDE LIMIT VALUE	ABNORMAL-SIDE LIMIT VALUE	INITIALIZATION VALUE	FIRST VARIATION VALUE	SECOND VARIATION VALUE	THIRD VARIATION VALUE	REPLY RESPONSE ACCEPTABLE TIME PERIOD	RECEIVING INTERVAL ACCEPTABLE TIME PERIOD		INDIRECT OUTPUT 1	INDIRECT OUTPUT 2	
P0							-				DR1	Y10	SMISSION ORDER IS ALTERNATE OF OA AND OB
b1											DR2	Y12 Y11 Y10	ALTEI
b4 b3 b2 b1											Y02	Y12	ER IS
b 3											Y03	Y13	N ORDI ND OB
p4											Y04	Y14	SMISSION ORDI OF OA AND OB
b 5											Y05	Y15	ANSMI ON OF
p 6											Y06	Y16	AR TR MISSI
b 7											Y07	Y17	REGULAR TRANS TRANSMISSION
ADDRESS	00	01	05	03	04	02	90	- 20	80	60	0A	 80	

FIG. 12

	STATUS MEMORY		INDIRECT OUTPUT 1	INDIRECT OUTPUT 2	ANALOG 1		ANALOG 2		ANALOG 3		ANALOG 4	٠	ANALOG 5	.•	SELECTED DATA MEMORY		
p 0	型		X00	X10													
b 1	ADDITION AND SUBTRACTION CURRENT VALU	. ОН	X01	X11	8 BITS	LOWER 8 BITS	S	S	ຮ	ß	UPPER 8 BITS	LOWER 8 BITS	UPPER 8 BITS	LOWER 8 BITS		ERROR CODE	
p 2	ADDITION AN SUBIRACTION CURRENT VAL		X02	X12												ERROF	
p3	a no		X03	X13			8 BIT	LOWER 8 BITS	UPPER 8 BITS	LOWER 8 BITS					SSE		
p 4	RES		X04	X14	U		UPPER 8 BITS	OWER	PPER	OWER	PPER				ADDRESS	Z	
p 2	FLAG INPUT ADDRESS		X05	X15				L	Ω	T	n .					BIT SECTION	
p6	OGNI	HO	X06	X16												BITS	
p2	FLAG		X07	X17													
DRESS	10		11		12		13	-	14	-	15		16		17		

FIG. 13

Kohji HASHIMOTO, et al Electronic Control Unit March 1, 2004 Richard C. Turner (202) 293-7060 Q79445 14 of 15




FIG. 14

Kohji HASHIMOTO, et al Electronic Control Unit March 1, 2004 Richard C. Turner (202) 293-7060 Q79445 15 of 15 ① CURRENT VALUE OF SECOND ADDING-SUBTRACTING MEANS② MUNEMONIC ADDRESS OF INPUT③ READOUT REQUEST FLAG SELECTED DATA MEMORY (ADDRESS + 17H) LOWER 8 BITS UPPER 8 BITS STATUS MEMORY (ADDRESS: #10H) ERROR CODE NUMBER BIT SECTION ശ (4) ADDRESS(5) ERROR COI(6) BIT SECT 4 4 Ю 6 905 ഥ 901 REPORT REPLY PACKET REGULAR REPORT PACKET READOUT DATA 2 READOUT DATA 1 SECOND CONTROL CIRCUIT SECTION ADDRESS #17H CHECKSUM REPORT DATA REPORT DATA CHECKSUM STX · 25H ETX · AAH STX · 11H ETX · AAH STATUS RREGULAR TRANSMISSION PACKET 902 903 904 900 FIRST CONTROL CIRCUIT SECTION COMMAND · 30H ADDRESS #17H RECEIVING RECEIVING 906 CHECKSUM ETX · AAH STX · 55H